Concurrent Systems

Nebenläufige Systeme

V. Elementary Operations

Wolfgang Schröder-Preikschat

December 3, 2020



Agenda

Preface

Primitive Instructions
Atomic Operations

Memory Models Properties

Summary



Outline

Preface

Primitive Instructions
Atomic Operations

Memory Models Properties

Summary



Subject Matter

- discussion on **abstract concepts** as to elementary operations at instruction structure set architecture level
 - atomic load/store of a naturally aligned machine word
 - atomic read-modify-write of complex machine instructions
- impartation of knowledge on memory models that are relevant to multi-threading on multi/many-core (multi-) processors
 - atomicity, visibility, and ordering of memory operations against the background of UMA, NUMA, and (partly) COMA architectures
 - ordering enforcing hardware such as memory barriers or fences, resp.,
 allowing one to pattern sequential, relaxed, and weak data consistency
- excursion into practice of **hardware features** that are of importance for the implementation of any synchronisation algorithm



Outline

Preface

Primitive Instructions Atomic Operations


Memory Models Properties

Summary

© wosch, thoenig



Memory-Operation Semantics



- of particular interest (at this point) are shared-memory operations
 - commonality is the opportunity, at least, for indivisible execution
- note, all memory operations are also divisible in the following respect:
 - sub-operation processors are word-oriented, but memory is byte-oriented
 - with word size as a multiple of byte size, e.g. 4 × 8 bits
 - thus, loads/stores will operate on a sequence of bytes
 - sub-step processors perform a fetch-execute-cycle to run programs
 - *n*-address machines mean *n*-operand instructions, $n \ge 2^{1}$
 - thus, execution requires a sequence of loads/stores



¹In general $n \ge 0$, but only for $n \ge 2$ becomes the problem apparent.

```
#include <stdint.h>
1
2
3
   static int64_t label;
4
   int64_t get_label() {
5
                                                   Reware of
       return label;
6
   }
7
                                               devirtualisation!
8
   void set_label(int64_t value) {
g
       label = value;
10
11
```

- in logical respect any of these single statements is indivisible, atomic
 - lines 6 conceals a load and line 10 conceals a store operation
 - each case forms an ELOP of the abstract processor "C"
- in physical respect these statements are conditionally atomic, only
 - a matter of optimisation options, the CPU, and alignment restrictions



```
gcc -m32...
                                      gcc -m64...
   get_label:
                                      get_label:
1
                                  12
     movl label, %eax
                                        movq label(%rip), %rax
                                  13
     movl label+4, %edx
                                        ret.
3
                                  14
     ret
4
                                  15
                                      set_label:
5
                                  16
6
   set_label:
                                  17
                                        movq %rdi, label(%rip)
     movl 4(%esp), %eax
                                  18
                                        ret
     movl 8(%esp), %ecx
8
                                      actions 2-3 and 9-10 are divisible
     movl %ecx, label+4
9
                                      any of these 8 mov instructions is
     movl %eax, label
10
     ret
                                        conditionally indivisible
11
```

- beware of the processor architecture or the data alignment, resp.
 - usually, memory-word loads/stores are indivisible if "word" corresponds to the smallest addressable unit of main memory: byte, nowadays
 - on some architectures (e.g., x86) they are indivisible too if the address of the memory operand is *naturally aligned*



- **execution cycle** of a machine instruction that involves the ALU²
 - consists of the following individual operation steps:
 - i load input operands (acc. operation code or addressing mode, resp.)
 - ii compute result (acc. operation code)
 - iii store output operand (acc. operation code or addressing mode, resp.)
 - steps (i) and (iii) require the **bus** in case of memory-sensitive operations
 - reusable hardware resource, shareable, allocated per (load/store) step
 - typical compound action at instruction set architecture (ISA) level
 - is memory-sensitive only for a complex instruction set computer (CISC)
- in a multiprocessor case, the whole cycle is divisible (non-atomic)
 - merely the individual sub-steps may form indivisible actions (cf. p. 8)
 - while the loads/stores may be in sync, the compound action is not
- indivisibility requires a bus lock for the duration of the whole cycle:
 i an atomic RMW instruction that implicitly performs the lock or
 ii a lock prefix that makes the adjacent normal RMW instruction atomic



²arithmetic-logic unit, the operation unit of the CPU.

Test & Set I

Definition (TS, acc. IBM System/370)

The leftmost bit (bit position 0) of the byte located at the second-operand address is used to set the condition code, and then the entire addressed byte is set to all ones. [8, p. 144]

- the operation effectly does an **unconditional store** in main memory
 - The byte in storage is set to all ones as it is fetched for the testing of bit position 0. [8, p. 144] ³
 - in terms of main memory significance, this translates into the following:
 with effective address ref being the second-operand address D₂(B₂)

```
bool tas(byte *ref) {
   atomic { bool cc = *ref & 0x1; *ref = 0x111111111; }
   return cc;
```

note that TS interlocks against simultaneous main memory accesses

¹

³A similar effect has 1dstub of SPARC V9.

Test & Set II Swap

the original copy (IBM System/370) has swapping characteristic

- swap(x, y), with $x = *ref_{[0]}$ and $y = 111111111_{2[0]}$
- for a contemporary processor (x86), this translates into the following:

```
bool tas(any_t *ref) {
                           tas:
    return TAS(ref);
                                movl 4(%esp), %ecx
                                movl $1, %eax
                               xchgl %eax, (%ecx)
                                ret
```

- whereby (using GCC atomic built-in functions):
- #define TAS(ref) __sync_lock_test_and_set(ref, 1)
- note that xchg interlocks against simultaneous main memory accesses
- beware of the unconditional store carried out by both TS and xchg⁴
 - this semantic has a deleterious effect for cache-coherent processors
 - the cache line holding the main memory operand is always invalidated
 - \hookrightarrow dedicated hardware implementation (p. 35) or mapping to CAS (p. 12)



Definition (CS, acc. IBM System/370)

The first and second operands are compared. If they are equal, the third operand is stored in the second-operand location. If they are unequal, the second operand is loaded into the first-operand location. [8, p. 123]

- the operation effectly performs a **conditional store** in main memory
 - The first and third operands [each are] occupying a general register. The second operand is a word in main storage. [8, p. 123]
 - in terms of main memory significance, this translates into the following:

```
atomic bool cas(register old, word *ref, register new) {
  bool cc;
  return cc = (*ref == old) ? (*ref = new, 0) : (old = *ref, 1);
}
```

note that CS interlocks against simultaneous main memory accesses



Unconditional Store: Workaround

```
"textbook semantics" of TAS has a deleterious effect for the cache:
  bool tas(word *ref) {
     atomic { word aux = *ref; *ref = 1; }
     return aux;
3
  same is true when using the GCC atomic built-in function (x86, cf. p11):
  #define TAS(ref) __sync_lock_test_and_set(ref, 1)
  use of CAS, with #define CAS __sync_bool_compare_and_swap
  bool tas(long *ref) {
                                       tas:
     return CAS(ref, 0, 1);
                                                    %eax, %eax
                                         xorl
                                                    $1, %ecx
                                         movl
                                         movl
                                                    4(%esp), %edx
   worst-case overhead of five
                                          lock
    instructions (cf. p 11)
                                          cmpxchgl %ecx, (%edx)
                                                   %eax, %eax
                                    10
                                         testl
  pays off, depending on processor
                                                    %al
                                    11
                                          sete
    and cache architecture
                                                    %al, %eax
                                         movzbl
                                    12
                                    13
                                         ret
```



Definition (ABA, also A-B-A)

The ABA problem is a **false positive** execution of a CAS-based speculation on a shared location L_i . [2, p. 186]

- when the successful execution of a CAS instruction indicates:
 - i that the two operands subject to comparison are equal and, thus, purport the presence of a certain global condition (positive),
 - ii but this global condition is not in fact present (false)
- assuming that processes P_1 and P_2 simultaneously access location L_i
 - value A read by P_1 from L_i be a sign of a dedicated global state S_1 , but P_1 will be delayed before being able to commit a new value to L_i
 - meanwhile P_2 changes the value of L_i to B and then back to A, defining a new global state $S_2 \neq S_1$
 - P_1 resumes, observes that the value of L_i equals A and, thus, acts on the assumption that the global state must be S_1 —which is no longer true
- severity of false positive execution depends on the problem (cf. p. 36)



Definition

Paired instructions to form a flow of actions without any guarantee of indivisibility but that it succeeds only in case of indivisible operation.

- originated in the MIPS II or R6000, resp., RISC architecture [9]:
 - LL loads a word from the specified effective memory address
 - makes a **reservation** on that very address (range)⁵
 - SC checks for a reservation on the specified effective memory address⁵
 - if the reservation persists, stores the specified word at that address
 - delivers the result of the reservation check
- reasons for **cancellation** of a persisting address (range) reservation:
 - i successful execution of SC-hoped for, normally
 - ii execution of LL by another processor applying the same address (range)
 - iii an exception (trap/interrupt) on the processor holding the reservation
- LL and SC interlock against simultaneous main memory accesses

⁵The dimension of the reservation depends on the hardware implementation. It may be exact the effective address or a larger address range around.



- use of LL/SC to recreate TAS and CAS:
 - in case of TAS, a boolean variable is conditionally set true

```
bool tas(long *ref) {
    return (LL(ref) == 0) && SC(ref, 1);
}
```

• in case of CAS, a memory word is conditionally overwritten

```
4 bool cas(long *ref, long old, long new) {
5     return (LL(ref) == old) && SC(ref, new);
6 }
```

- note that this implementation of CAS is free from the ABA problem:
 - P_1 shares location *ref* with P_2 , established reservation ref_{P_1} by LL
 - gets delayed for some reason, thus has not yet executed SC
 - P_2 overlaps P_1 , establishes reservation ref_{P_2} and, thus, cancels ref_{P_1}
 - $lue{}$ successfully executes SC \Rightarrow CAS succeeds
 - P_1 resumes \Rightarrow SC will fail because reservation ref_{P_1} is invalid
 - returns failure of CAS ⇒ rolls back, backs up, and retries CAS...



Semantics-aware emulation of TAS and CAS

- TAS and CAS provide the result of a comparison, not of a link check
 - that SC can fail is irrelevant to the result.
 - only if the comparison fails or SC succeeds the action (TAS, CAS) is done
- use of an LL/SC-based auxiliary function:

```
inline bool LCS(long *ref, long old, long new) {
    do if (LL(ref) != old) return false;
    while (!SC(ref, new)); return true;
```

- load, compare, and then store, if the link still exists, or retry
- now the implementation of TAS and CAS, again, is child's play:

```
bool tas(long *ref) {
5
       return LCS(ref, 0, 1);
6
   }
7
   bool cas(long *ref, long old, long new) {
8
       return LCS(ref, old, new);
   }
10
```



Fetch & Add

Definition (acc. [6, p. 17])

A value-returning instruction that operates on a global (i.e., shared) variable G and a local variable L.

- an atomic RMW instruction, inspired by "Replace Add" [3, p. 6]
 - prefix (FAA) or postfix (AAF) form, as to when fetch becomes effective
 prefix save the old value of G for return, then add L to G
 postfix add L to G, then return the new value of G
 - whereby (cf. p. 39):

$$FAA(G, L) \equiv AAF(G, L) - L$$
 and $AAF(G, L) \equiv FAA(G, L) + L$

- transferable to any associative binary operation fetch-and-Φ
 - but for noninvertible operations the prefix form is considered more general ■ be $\Phi = max$ (i.e., X): only $XAF(G, L) \equiv max(FAX(G, L), L)$ (cf. p. 40)



Outline

Preface

Primitive Instructions
Atomic Operations

Memory Models Properties

Summary



Properties Relevant to Multi-Threading

- fundamental characteristics that are of particular importance for the implementation of any synchronisation algorithm:
 - atomicity as to how certain machine instructions are executed
 - differentiates in RISC and CISC machines.
 - specific to each ELOP that was discussed before (pp. 7–18)
 - visibility as to when memory-cell changes are observable
 - concerns delays in sensing the most recent memory-word write
 - introduces time factors on the availability of written data

 - ordering as to how memory operations appear to be performed
 - stands for a variant of out-of-order execution
 - reflects on (sequential, relaxed, or weak) consistency models
 - these properties are linked with each other, are mutual prerequisites
 - atomicity applies to all other—and to a single machine instruction, only
 - visibility depends on the memory architecture, may cause "jitter"
 - ordering comprises multiple machine instructions, may cause "fencing" as to the level of abstraction, they must all be considered together
 - this is especially true for the operating-system machine level (i.e., level 3)



Atomicity

- common are two classes of memory-sensitive operations (cf. p. 25):
 - L/S atomic load (L) or store (S), resp., as single action
 - granularity is the machine word, i.e., a multiple of a byte
 - with word-alignment constraint on the operand address, usually
 - only word-aligned accesses will be carried out indivisibly
 - RMW atomic read (R), modify (M), and write (W) as single action
 - common for CISC and, there, for two-address machines
 - uncommon for RISC, which is characteristic of load/store principle
 - single- or double-word cycles for 32- or 64-bit architectures, resp.
 - "double" means "physically consecutive" or "logically interrelated"
 - i.e.: CDS or cmpxchg8b/cmpxchg16b compared to DCAS or CAS2
- processes cannot observe any intermediate steps and partial effects
 - here, only in matters of a single (L/S or RMW) machine instruction
 - that is to say, the ISA-level action appears *indivisible* and *irreducible*
 - as a consequence, the instruction will be performed entirely or not all
 - with the latter meaning *failure indication* (TAS, CAS, SC)



When other interacting processes will notice the changes made by the current process, and whether they will notice them at all.

depends on the memory architecture and behaviour of read or write operations to the same memory location

UMA ■ uniform memory architecture ~> the same access time

each address is assigned a fixed home in the global address space

no processor uses private (local) memory besides shared memory

NUMA ■ non-uniform memory architecture ~> different access times

each address is assigned a fixed home in the global address space

each processor ("NUMA node") uses private (local) memory, too

COMA ■ cache-only memory architecture ~> different access times

no address is assigned a fixed home in the global address space


each processor uses private (local) memory, only

orthogonal with it is the **consistency** aspect as to shared information stored in multiple local caches




cache-coherent (cc) v. non-cache-coherent (ncc) memory architecture


UMA (symmetric multiprocessing, SMP)



NUMA



COMA




- NUMA node (N)
 - zone of uniform memory characteristic
- NUMA/COMA distance
 - number of (network) hops to distant memory
- UMA/NUMA combination



Ordering

What memory re-orderings are possible for a process, relatively to the order as specified by its program.

- to improve performance, memory-sensitive machine instructions are not executed in the order originally specified by the program
 - on the one hand, the compiler reorders (L3) instructions⁶ before run-time
 - on the other hand, the CPU reorders (L2) instructions⁶ at run-time
 - it is this aspect of dynamic ordering that is of relevance in the following
- mainly, dynamic ordering is an issue of non-blocking synchronisation
 - as blocking synchronisation implicitly can take care of "fencing" proper
 - depending on the kind of critical section and type of data dependency
 - but, critical section per se is no guarantee for memory ordering (cf. p. 25)
- ordering ensuring needs special instructions: **memory barrier/fence**





int a = 1. b = 2:

assuming that the following function is executed by a single processor, but the global variables are then read by at least one more processor:

```
2
3 void ab_set() {
4     a = 3;
5     b = 4;
6 }
```

what values of a and b do other processors see once line 6 has been reached by one processor?

```
- (1,2), (1,4), (3,2), (3,4)
```

- depending on processor and memory architecture
- writes are not necessarily seen by other processors in the order as specified by the program!
- assuming that the next function is executed directly afterwards to the former one just discussed, but by a different processor:

```
void ab_get(int ab[2]) { what values of a and b are delivered?


ab[0] = b;
ab[1] = a;

line 8 may read the new value of b while
line 9 may read the old value of a
```

- although the assignment to a (line 4) was instructed previous to the one of b



Memory barrier instructions directly control only the interaction of a CPU with its cache, with its write-buffer that holds stores waiting to be flushed to memory, and/or its buffer of waiting loads or speculatively executed instructions. [12]



- CAS and LL/SC typically include a StoreLoad barrier on the target
 - i.e., not only a general-purpose but also the most expensive fence



⁷Including the execution of all subsequent loads or stores, resp.

- data consistency as close as possible to sequential processes or with optimisation margins for high-latency memory
 - sequential processors see writes on the same target in the same order
 - but the order may appear different for an "external observer"
 - two requirements: program order and write atomicity [11]

- relaxed in terms of the constraints defined by sequential consistency
 - as to (i) program order, (ii) write atomicity, or (iii) both:
 - i write to read, write to write, read to read and read to write
 - ii read other's, write early
 - iii read own, write early
 - pertaining to (i) different or (ii) same memory locations
 - weak "limited to hardware-recognized synchronizing variables" [4] • yet weaker tendencies: release [5] and entry [1] consistency

 - implemented by operating system machine level programs
 - usually not provided by the instruction set architecture level
- state of the art processors provide relaxed or weak consistency models ⁸Weaker than "strict consistency" that requires a read from a memory location



to return the value of the most recent write.

Outline

Preface

Primitive Instructions
Atomic Operations

Memory Models Properties

Summary



- **elementary operations** at instruction structure set architecture level
 - atomic load/store of a naturally aligned machine (double-) word
 - atomic read-modify-write of complex machine instructions
 - TAS, CAS and FAA or FAΦ, resp., for CISC and LL/SC for RISC
 - equality of atomic operations as to their consensus number (cf. p. 41)
- memory-access properties that are relevant to multi-threading
 - atomicity, visibility, and ordering of memory operations
 - memory architectures of type UMA, NUMA, and COMA
 - dynamic ordering at instruction set architecture level
 - memory barriers or fences, resp., to enforce ordering proper
 - sequential, relaxed, and weak data consistency
- hardware features that are of importance for the implementation of any synchronisation algorithm
 - including but not limited to non-blocking synchronisation, especially



Reference List I

- BERSHAD, B. N.; ZEKAUSKAS, M. J.:
 Midway: Shared Memory Parallel Programming with Entry Consistency for
 Distributed Memory Multiprocessors / School of Computer Science, Carnergie
 Mellon University.
 Pittsburgh, PA, USA, 1991 (CMU-CS-91-170). –
 Forschungsbericht
- [2] DECHEV, D.; PIRKELBAUER, P.; STROUSTRUP, B.:
 Understanding and Effectively Preventing the ABA Problem in Descriptor-based
 Lock-free Designs.
 - In: Proceedings of the 13th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2010), IEEE Computer Society, 2010. ISBN 978–1–4244–7083–9, S. 185–192
- [3] DRAUGHON, W. E.; GRISHMAN, R.; SCHWARTZ, J.; STEIN, A.: Programming Considerations for Parallel Computers / Courant Institute of Mathematical Sciences.
 New York Hallow (IMAM 260)
 - New York University, Nov. 1967 (IMM 362). Forschungsbericht



Reference List II

- [4] Dubois, M.; Scheurich, C.; Briggs, F. A.:
 - Memory Access Buffering in Multiprocessors.

In: AISO, H. (Hrsg.): Proceedings of the 13th International Symposium on Computer Architecture (ISCA 1986), IEEE Computer Society, 1986. -ISBN 0-8186-0719-X. S. 434-442

- [5] GHARACHORLOO, K.; LENOSKI, D.; LAUDON, J.; GIBBONS, P.; GUPTA, A.; HENNESSY, J.:
 - Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors.

In: Proceedings of the 17th International Symposium on Computer Architecture (ISCA 1990), ACM, 1990. -ISBN 0-89791-366-3, S. 15-26

- [6] GOTTLIEB, A.; KRUSKAL, C. P.: Coordinating Parallel Processors: A Partial Unification.
- In: ACM SIGARCH Computer Architecture News 9 (1981), Okt., Nr. 6, S. 16-24
- [7] HERLIHY, M.: Wait-Free Synchronization.

In: ACM Transactions on Programming Languages and Systems 11 (1991), Jan., Nr. 1. S. 124-149



Reference List III

[8] IBM CORPORATION (Hrsg.):

IBM System/370 Principles of Operation.

Fourth.

Poughkeepsie, New York, USA: IBM Corporation, Sept. 1 1974. (GA22-7000-4, File No. S/370-01)

[9] KANE, G.; HEINRICH, J.: MIPS RISC Architecture.

Second

Prentice Hall, 1991. – ISBN 978-0135904725

[10] Kleinöder, J.; Schröder-Preikschat, W.:

Rechnerorganisation.

In: Lehrstuhl Informatik 4 (Hrsg.): Systemprogrammierung. FAU Erlangen-Nürnberg, 2014 (Vorlesungsfolien), Kapitel $\,\,$ 5

[11] Lamport, L.:

How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs.

In: IEEE Transactions on Computers C-28 (1979), Sept., Nr. 9, S. 690-691



Reference List IV

[12] LEA, D.: The JSR-133 Cookbook for Compiler Writers. http://gee.cs.oswego.edu/dl/jmm/cookbook.html, März 2011

[13] Mosberger, D.:

Memory Consistency Models / Department of Computer Science, University of Arizona.

Tuscon, AZ, USA, 1991 (TR 93/11). – Forschungsbericht

[14] MOTOROLA INC. (Hrsg.):

Motorola M68000 Family Programmer's Reference Manual.

Rev. 1.

Schaumburg, IL, USA: Motorola Inc., 1992. (M68000PM/AD)

[15] SCHRÖDER-PREIKSCHAT, W.; LEHRSTUHL INFORMATIK 4 (Hrsg.): Concurrent Systems. FAU Erlangen-Nürnberg, 2014 (Lecture Slides)

[16] SCHRÖDER-PREIKSCHAT, W. : Critical Sections. In: [15], Kapitel 4



Reference List V

[17] Schröder-Preikschat, W.: Processes

In: [15], Kapitel 3

[18] WIKIPEDIA:

Test-and-Set.

http://en.wikipedia.org/wiki/Test-and-set, Mai 2014



Definition (Dual-Ported RAM)

A kind of random access memory (RAM) that supports simultaneous load and store operations from two directions.

- the **interlock** is conducted by a "DPRAM monitor" that, e.g. [18]:
 - records the processor that issued the TAS and acquired access
 - notifies processors that, at a time, issue a TAS simultaneously
 - signalling BUSY interrupt, forcing the receiving processor into busy waiting
 - performs the test and then, if and only if the test succeeds:
 i sets the memory location to the value given by the owning processor and
 ii releases access to that memory location
- this scheme translates into a **conditional store** as follows:

```
word tas(word *ref) {
word aux;
atomic { if ((aux = *ref) == 0) *ref = 1; }
return aux;
}
```



- given a LIFO list (i.e., stack) of following structure: $head \diamondsuit A \diamondsuit B \diamondsuit C$
 - with head stored at location L_i shared by processes P_1 and P_2
 - push (cf. [16, p. 11]) and pull adding or removing, resp., list items:

```
chain_t *cas_pull(stack_t *this) {
    chain_t *node;
    do if ((node = this->head.link) == 0) break;
    while (!CAS(&this->head.link, node, node->link));
    return node;
}
```

- assuming that the following sequence of actions will take place:
 - P_1 reads head item A followed by B on the list, gets delayed at line 4
 - remembers node = A, but has not yet done CAS: $head \diamondsuit A \diamondsuit B \diamondsuit C$
 - P_2 pulls head item A from the list: head $\diamondsuit B \diamondsuit C$
 - pulls head item B from the list: $head \diamondsuit C$
 - pushes item A back to the list, now followed by C: head \Diamond A \Diamond C
 - P_1 resumes, CAS realises head = A (followed by B): $head \Rightarrow B \Rightarrow \odot$
 - list state $head \diamondsuit A \diamondsuit C$ as left behind by P_2 is lost...



- prevalent approach is to add a **change number** to the "control word" [8, p. 125], i.e., to practice some kind of **versioning**
 - this number increments at each CAS attempt on the control word
- appropriate techniques depend on the change-number parameters
 - a. the values margin has a whole word size available
 - both the control and change-number word must be updated, indivisibly
 - compare double and swap (CDS, [8, p. 124]) of two consecutive words⁹
 - double compare and swap (DCAS, also CAS2 [14, p. 4-66]) of any two words
 - b. the values margin utilizes fully unused bits in the control word itself
 - CAS facilitates indivisible updates of control word including change number
 - workaround, especially suitable for handling aligned data-structure pointers
 - gimmick is in data-structure padding for an object size of a power of two
 - \hookrightarrow an object size of 2^n bytes then gives n-1 low-order bits always 0
 - \hookrightarrow these n-1 low-order bits then will be used as a **change-number tag**
 - $\,\hookrightarrow\,$ for pointer operations, the change-number tag is temporary neutralised
- but the ABA problem never disappears, it only gets more improbable



⁹See also cmpxchg8b or cmpxchg16b, in case of x86.

as GCC does not provide atomic built-in functions for this case:

```
TNI.TNE
                                TNI.TNF.
   long LL(long *ref) { 11
                                int SC(long *ref, long val) {
                                  long ccr;
     long aux;
2
                            12
3
                            13
     asm volatile(
                                  asm volatile(
4
                            14
       "lwarx %0, 0, %1"
                                    "stwcx. %2, 0, %1\n\t"
                            15
       : "=r" (aux)
                                    "mfcr %0"
                            16
6
       : "r" (ref));
                                    : "=r" (ccr)
                            17
                                    : "r" (ref), "r" (val)
8
                            18
                                    : "cc", "memory");
     return aux;
                            19
10
                            20
                                  return ccr & 0x2:
                            21
                            22 }
```

with "#define INLINE extern inline" for GCC to ensure that stand-alone object code is never emitted for in-line functions¹⁰



#define FAA __sync_fetch_and_add

```
1 int faa(int *p, int v) {
2    return FAA(p, v);
3 }
6    movl 4(%esp), %eax
7    lock
8    xaddl %eax, (%ecx)
9    ret
```

#define AAF __sync_add_and_fetch

```
10
   int aaf(int *p, int v) {
                                  13 aaf:
       return AAF(p, v);
                                          movl 4(%esp), %ecx
11
                                   14
                                          movl 8(%esp), %edx
12
                                   15
                                          movl
                                                 %edx. %eax
                                   16
                                          lock
                                   17
                                          xaddl %eax. (%ecx)
                                   18
                                                 %edx, %eax
                                          addl
                                   19
                                          ret
                                   20
```



safe-load of global variable G and conditional-store of max(G, L) at G

```
word fax(word *ref, word val) {
word aux;
atomic { if ((aux = *ref) < val) *ref = val; }
return aux;
}</pre>
```

conditional-store of max(G, L) at G and return of max(G, L)

```
6 word xaf(word *ref, word val) {
7   atomic { word aux = (*ref > val) ? *ref : *ref = val; }
8   return aux;
9 }
```

- **assuming that** G = 42 and L = 4711:
 - $XAF(G, L) \equiv max(FAX(G, L), L)$: both terms result in 4711
 - $FAX(G, L) \not\equiv max(XAF(G, L), L)$: FAX may result in 42 < 4711



• operations that need consensus number n cannot have a semantically equivalent implementation by operations of consensus number m < n

Definition (Consensus Number)

The consensus number for X is the largest n for which X solves n-process consensus. If no largest n exists, the consensus number is said to be infinite. [7, p. 130]

- n processes need to interact to achieve agreement on a single data value
- note that only 1-process consensus requires no interaction
- consensus numbers of the elementary operations considered:
 - - 2 test-and-set, swap, fetch-and-add
 - 1 atomic read, atomic write
- key point is the **progress guarantee** a certain operation has to give
 - for wait-freedom [7], the operation must have consensus number $n=\infty$
 - in that case, every action has guarantee to complete in finite steps/time

