Concurrent Systems

Nebenläufige Systeme

VI. Locks

Wolfgang Schröder-Preikschat

December 11, 2019



Agenda

Preface

Fundamentals
Bifocal Perspective
Basic Attributes

Avenues of Approach Atomic Memory Read/Write Specialised Instructions

Summary



Outline

Preface

Fundamentals
Bifocal Perspective
Basic Attributes

Avenues of Approach Atomic Memory Read/Write Specialised Instructions

Summary



discussion on abstract concepts as to blocking synchronisation:

lock a critical section

- shut simultaneous processes out of entrance
- block (delay) interacting processes

unlock a critical section

- give a simultaneous process the chance of entrance
- unblock one or several interacting processes



 discussion on abstract concepts as to blocking synchronisation: lock a critical section

unlock a critical section

- treatment of basic characteristics and common variants of locking
 - hierarchic placement of lock/unlock implementations ~ ISA level
 - standby position, control mode, properties, computational burden
 - relying on atomic read/write, with and without special instructions



discussion on abstract concepts as to blocking synchronisation: lock a critical section

unlock a critical section

treatment of basic characteristics and common variants of locking

explanation of benefits, limits, shallows, drawbacks, but also myths



discussion on abstract concepts as to blocking synchronisation: lock a critical section

unlock a critical section

treatment of basic characteristics and common variants of locking

explanation of benefits, limits, shallows, drawbacks, but also myths

Spin-Lock (Ger. Umlaufsperre)

Blocking synchronisation under prevention of context switches and by active waiting, including processor halt, for unlocking.



Outline

Preface

Fundamentals
Bifocal Perspective
Basic Attributes

Avenues of Approach Atomic Memory Read/Write Specialised Instructions

Summary



Lockout [3, p. 147]

A provision whereby two processes may negotiate access to common data is a necessary feature of an MCS.^a

^aabbr. multiprogrammed computer system



© wosch, thoenig

Lockout [3, p. 147]

A provision whereby two processes may negotiate access to common data is a necessary feature of an MCS.^a

^aabbr. multiprogrammed computer system

already this **original reference** foreshadows two levels of abstraction at which an implementation may be organisationally attached to



Lockout [3, p. 147]

A provision whereby two processes may negotiate access to common data is a necessary feature of an MCS.^a

^aabbr. multiprogrammed computer system

- already this **original reference** foreshadows two levels of abstraction at which an implementation may be organisationally attached to:
 - i by means of a program at instruction set architecture level (i.e., level 2)
 - busy waiting until success of a TAS-like instruction [3, p. 147, Fig. 3a]
 - the TAS-like instruction—was and still—is an unprivileged operation



Lockout [3, p. 147]

A provision whereby two processes may negotiate access to common data is a necessary feature of an MCS.^a

^aabbr. multiprogrammed computer system

already this **original reference** foreshadows two levels of abstraction at which an implementation may be organisationally attached to:

- ii by means of a program at operating system machine level (i.e., level 3)

 [To prevent hangup,] inhibit interruption of a process between execution of a lock and execution of the following unlock. [3, p. 147]
 - inhibit interruption beyond a hardware timeout is a privileged operation



Lockout [3, p. 147]

A provision whereby two processes may negotiate access to common data is a necessary feature of an MCS.^a

^aabbr. multiprogrammed computer system

- already this **original reference** foreshadows two levels of abstraction at which an implementation may be organisationally attached to:
 - i by means of a program at instruction set architecture level (i.e., level 2)
 - ii by means of a program at operating system machine level (i.e., level 3)

note: (ii) takes a logical view as to hierarchic placement of lockout



¹As indicated by [3, p. 147], to prevent hangup of processes interrogating the lock indicator, and once supported by the Intel i860 [7, p. 7-24].

- lock disables interrupts and acquires a (memory) bus lock
 - turns time monitoring on, i.e., arms some timeout mechanism
 - predefined worst-case execution time (WCET) or
 - upper limit of the number of processor instructions or cycles, resp.
 - → raises an exception or issues an instruction trap [7] upon timeout

¹As indicated by [3, p. 147], to prevent hangup of processes interrogating the lock indicator, and once supported by the Intel i860 [7, p. 7-24].



unlock ■ turns time monitoring off

releases the (memory) bus lock and re-enables interrupts

¹As indicated by [3, p. 147], to prevent hangup of processes interrogating the lock indicator, and once supported by the Intel i860 [7, p. 7-24].



© wosch, thoenig

- lock disables interrupts and acquires a (memory) bus lock
 - turns time monitoring on, i.e., arms some timeout mechanism

unlock • turns time monitoring off

- releases the (memory) bus lock and re-enables interrupts
- for integrity reasons, the processor must enforce an absolute timeout
 - the instruction trap must be unmaskable at the level of lock/unlock
 - the instruction-trap handler must be indispensable
 - a necessary part that needs to be provided by the operating system

¹As indicated by [3, p. 147], to prevent hangup of processes interrogating the lock indicator, and once supported by the Intel i860 [7, p. 7-24].



- lock disables interrupts and acquires a (memory) bus lock
 - turns time monitoring on, i.e., arms some timeout mechanism

unlock • turns time monitoring off

- releases the (memory) bus lock and re-enables interrupts
- for integrity reasons, the processor must enforce an absolute timeout

- the lock/unlock pair does not have to be system calls to this end
 - it does have to "use" [11] an operating system

¹As indicated by [3, p. 147], to prevent hangup of processes interrogating the lock indicator, and once supported by the Intel i860 [7, p. 7-24].



- lock disables interrupts and acquires a (memory) bus lock
 - turns time monitoring on, i.e., arms some timeout mechanism

- unlock turns time monitoring off
 - releases the (memory) bus lock and re-enables interrupts
- for integrity reasons, the processor must enforce an absolute timeout

- the lock/unlock pair does not have to be system calls to this end
 - it does have to "use" [11] an operating system and
 - it may benefit from an operating system as to problem-specific timeouts
 - in which case the lock/unlock pair does have to be system calls, yet

¹As indicated by [3, p. 147], to prevent hangup of processes interrogating the lock indicator, and once supported by the Intel i860 [7, p. 7-24].




critical section considered as logical or physical ELOP, referred to [3]







critical section considered as logical or physical ELOP, referred to [3]




lock unlock

- process lock, only
 - passage is vulnerable to delays
- interrupt and bus lock
 - passage is without delays



critical section considered as logical or physical ELOP, referred to [3]



lock unlock

process lock, only


- interrupt and bus lock
- blocking time is two-dimensional
 - WCET² of critical section and
 - interrupt/preemption latency

- blocking time is one-dimensional
 - WCET² of critical section



²abbr. worst-case execution time

critical section considered as logical or physical ELOP, referred to [3]





process lock, only

- interrupt and bus lock
- blocking time is two-dimensional
- blocking time is one-dimensional

- hinders predictability
 - irrelevant for time-sharing mode
- eases predictability
 - relevant for real-time mode



critical section considered as logical or physical ELOP, referred to [3] physical logical





process lock, only

- interrupt and bus lock
- blocking time is two-dimensional
- blocking time is one-dimensional

hinders predictability

eases predictability

- enables concurrent processes
- disables concurrent processes



CS (WS 2019/20, LEC 6)

Contemporary (real) processors do no longer offer a means to pattern a hardware ELOP. Instead, locking falls back on algorithmic solutions.



Contemporary (real) processors do no longer offer a means to pattern a hardware ELOP. Instead, locking falls back on algorithmic solutions.

the **standby position** of a process may be either active or passive



Contemporary (real) processors do no longer offer a means to pattern a hardware ELOP. Instead, locking falls back on algorithmic solutions.

- the **standby position** of a process may be either active or passive
 - active a spin-lock (Ger. *Umlaufsperre*), busy waiting
 - lock holder interruption/preemption is crucial to performance
 - periods out of processor increase latency for competing processes
 - extends the point in time until execution of unlock



Contemporary (real) processors do no longer offer a means to pattern a hardware ELOP. Instead, locking falls back on algorithmic solutions.

the **standby position** of a process may be either active or passive

- passive **a sleeping lock** (Ger. Schlafsperre), idle waiting
 - lock/unlock entail system calls, thus are crucial to granularity
 - impact of system-call overhead depends on the critical sections
 - number, frequency of execution, and best-case execution time



Contemporary (real) processors do no longer offer a means to pattern a hardware ELOP. Instead, locking falls back on algorithmic solutions.

the **standby position** of a process may be either active or passive active a **spin-lock** (Ger. *Umlaufsperre*), busy waiting

passive • a sleeping lock (Ger. Schlafsperre), idle waiting

- "passive waiting" for unlock is untypical for conventional locking
 - a sleeping lock typically falls back on a binary semaphore or mutex, resp.³
 - a conventional lock manages on instruction set architecture level, only



the **control mode** (Ger. *Betriebsart*, *Prozessregelung*) for a lockout may be either advisory or mandatory



- the **control mode** (Ger. *Betriebsart*, *Prozessregelung*) for a lockout may be either advisory or mandatory
 - advisory locking is explicit, performed by cooperating processes
 - first-class object of the real processor, e.g. a critical section
 - assumes process-conformal protocol behaviour
 - a *lock* action must be followed by an *unlock* action
 - complies with a lower level of abstraction



the **control mode** (Ger. Betriebsart, Prozessregelung) for a lockout may be either advisory or mandatory

- mandatory locking is implicit, as a **side effect** of a complex operation
 - first-class object of an operating system, e.g. a file
 - enables recognition of exceptional conditions
 - "extrinsic" access on a locked file by a simultaneous process
 - calls for a higher level of abstraction




the **control mode** (Ger. *Betriebsart, Prozessregelung*) for a lockout may be either advisory or mandatory

advisory • locking is explicit, performed by **cooperating processes**

mandatory • locking is implicit, as a side effect of a complex operation

mandatory locks are implemented using advisory locks internally
 the exception proves the rule...





the **control mode** (Ger. *Betriebsart*, *Prozessregelung*) for a lockout may be either advisory or mandatory

advisory locking is explicit, performed by **cooperating processes**

mandatory • locking is implicit, as a **side effect** of a complex operation

mandatory locks are implemented using advisory locks internally

Hint

Advisory locks are in the foreground of this lecture, mandatory locks (in its classical meaning) will not be covered.



Coordinating Cooperation

enforcement of sequential execution of any critical section always goes according to one and the same pattern:

entry protocol • acquire exclusive right to run through the critical section

exit protocol • release exclusive right to run through the critical section



Coordinating Cooperation

enforcement of sequential execution of any critical section always goes according to one and the same pattern:

- entry protocol acquire exclusive right to run through the critical section
 - refuse other processes entrance to the critical section
 - \hookrightarrow as a function of the *lock* operation



enforcement of sequential execution of any critical section always goes according to one and the same pattern:

- exit protocol release exclusive right to run through the critical section
 - provide a process entrance to the critical section
 - \hookrightarrow as a function of the *unlock* operation



- enforcement of sequential execution of any critical section always goes according to one and the same pattern:
 - entry protocol acquire exclusive right to run through the critical section
 - exit protocol release exclusive right to run through the critical section
- including the assurance of fundamental mandatory properties:
 - mutual exclusion: at any point in time, at most one process may "have a command of" (Ger. beherrschen) the critical section



- enforcement of sequential execution of any critical section always goes according to one and the same pattern:
 - entry protocol acquire exclusive right to run through the critical section
 - exit protocol release exclusive right to run through the critical section
- including the assurance of fundamental mandatory properties:
 - mutual exclusion: at any point in time, at most one process may "have a command of" (Ger. beherrschen) the critical section
 - deadlock freedom: if several processes simultaneously aim for entering the critical section, one of them will eventually succeed



- enforcement of sequential execution of any critical section always goes according to one and the same pattern:
 - entry protocol acquire exclusive right to run through the critical section
 - exit protocol release exclusive right to run through the critical section
- including the assurance of fundamental mandatory properties:
 - mutual exclusion: at any point in time, at most one process may "have a command of" (Ger. beherrschen) the critical section
 - deadlock freedom: if several processes simultaneously aim for entering the critical section, one of them will eventually succeed
 - starvation freedom: if a process aims for entering the critical section, it will eventually succeed



- enforcement of sequential execution of any critical section always goes according to one and the same pattern:
 - entry protocol acquire exclusive right to run through the critical section
 - exit protocol release exclusive right to run through the critical section
- including the assurance of fundamental mandatory properties:
 - mutual exclusion: at any point in time, at most one process may "have a command of" (Ger. beherrschen) the critical section

not least, desirable property is to not interfere with the scheduler



the **computational burden** of synchronisation in general and locking in specific is ambilateral



the **computational burden** of synchronisation in general and locking in specific is ambilateral and applies particularly to:

- overhead as to the **computing resources** demands of a single lock:
 - memory footprint (code, data) of a lock data type instance
 - needs to allocate, initialise, and destroy those instances
 - time and energy needed to acquire and release a lock
 - increases with the number of locks per (non-seq.) program



the **computational burden** of synchronisation in general and locking in specific is ambilateral and applies particularly to:

- contention as to the competitive situation of interacting processes
 - on the one hand, running the entry protocol
 - on the other hand, running the critical section
 - increases with the number of interacting processes



the computational burden of synchronisation in general and locking in specific is ambilateral and applies particularly to:

overhead • as to the **computing resources** demands of a single lock

contention ■ as to the **competitive situation** of interacting processes

 both factors affect the granularity of the object (data structure or critical section, resp.) to be protected the **computational burden** of synchronisation in general and locking in specific is ambilateral and applies particularly to:

overhead • as to the **computing resources** demands of a single lock

contention ■ as to the **competitive situation** of interacting processes

- both factors affect the granularity of the object (data structure or critical section, resp.) to be protected
 - the more coarse-grained the object, the lower overhead/higher contention
 - scarcely audible background noise v. higher probability of interference
 - the more fine-grained the object, the higher overhead/lower contention
 - easily audible background noise v. lower probability of interference




the **computational burden** of synchronisation in general and locking in specific is ambilateral and applies particularly to:

overhead • as to the computing resources demands of a single lock


contention ■ as to the **competitive situation** of interacting processes

- both factors affect the **granularity** of the object (data structure or critical section, resp.) to be protected
 - the more coarse-grained the object, the lower overhead/higher contention
 - the more fine-grained the object, the higher overhead/lower contention



12

The Big Kernel Lock (BKL)





Outline

Preface

Fundamentals
Bifocal Perspective
Basic Attributes

Avenues of Approach Atomic Memory Read/Write Specialised Instructions

Summary



sole demand is the **atomic read/write** of one machine word from/to main memory by the real processor



- sole demand is the atomic read/write of one machine word from/to main memory by the real processor
 - classical approaches are in the foreground
 - for N=2 processes: Dekker (1965), Peterson (1981), and Kessels (1982)
 - more of Lamport (1974) and Peterson (1981) for N > 2 in the addendum



sole demand is the atomic read/write of one machine word from/to main memory by the real processor

- all of them are more than an exercise to read, but significant even today
 - some are confined to two contenting processes, ideal for dual-core processors
 - others are computationally complex, but may result only in background noise



sole demand is the atomic read/write of one machine word from/to main memory by the real processor

• they demonstrate what "coordination of cooperation" in detail means⁴

⁴The "state machine" approach will be picked up again later for non-blocking synchronisation (LEC 10), e.g. of a semaphore implementation (LEC 11).



sole demand is the **atomic read/write** of one machine word from/to main memory by the real processor

- an additional and utmost important **constraint** of these approaches is related to the **memory model** of the real processor
 - for sequential consistent memory only, less important in olden days
 - but more recent, this changed dramatically and gives one a hard time



sole demand is the **atomic read/write** of one machine word from/to main memory by the real processor

an additional and utmost important constraint of these approaches is related to the memory model of the real processor

mean to say: solutions for synchronisation that do not use specialised processor instructions are not necessarily portable!



```
#ifndef NPROC
1
  #define NPROC 2
3
  #endif
4
   #ifdef __FAME_LOCK_KESSEL__
5
   #define NTURN NPROC
6
  #else
7
   #define NTURN NPROC - 1
   #endif
10
   typedef volatile struct lock {
11
       bool want[NPROC];
                            /* initial: all false */
12
       char turn[NTURN];
                                /* initial: all 0 */
13
   } lock_t;
14
```



```
#ifndef NPROC
1
  #define NPROC 2
3
  #endif
4
   #ifdef __FAME_LOCK_KESSEL__
5
   #define NTURN NPROC
  #else
7
   #define NTURN NPROC - 1
   #endif
10
   typedef volatile struct lock {
11
       bool want[NPROC];
                            /* initial: all false */
12
       char turn[NTURN];
                                /* initial: all 0 */
13
   } lock_t;
14
   inline unsigned earmark() {
15
       return /* hash of process ID for [0, NPROC - 1] */
16
17
```

```
#ifndef NPROC
1
                                    Memory Barriers/Fences
   #define NPROC 2
  #endif
                                    Beware of dynamic ordering
4
                                    of read/write operations.
   #ifdef __FAME_LOCK_KESSEL__
5
   #define NTURN NPROC
  #else
   #define NTURN NPROC - 1
   #endif
10
   typedef volatile struct lock {
11
       bool want[NPROC];
                              /* initial: all false */
12
       char turn[NTURN];
                                 /* initial: all 0 */
13
   } lock_t;
14
   inline unsigned earmark() {
15
       return /* hash of process ID for [0, NPROC - 1] */
16
17
```



altruistic ("self-forgetting") entry protocol with passsing zone:⁵

```
void lock(lock_t *bolt) {
     unsigned self = earmark();
                                   /* my process index */
2
3
     bolt->want[self] = true; /* I am interested */
     while (bolt->want[self^1]) /* you are interested */
5
        if (bolt->turn[0] != self) { /* & inside CS */
6
           bolt->want[self] = false; /* I withdraw */
           while (bolt->turn[0] != self); /* & will wait */
8
           bolt->want[self] = true; /* & reconsider */
10
11
12
   void unlock(lock_t *bolt) {
13
      unsigned self = earmark(); /* my process index */
14
     bolt->turn[0] = self^1;
                                   /* I defer to you */
15
     bolt->want[self] = false;
                                   /* I am uninterested */
16
17
```

⁵For an interpretation, see also p. 39.

egoistic ("self-serving") entry protocol with **no-passsing zone**:⁶

⁰

⁶Example for the C version is the original document [12]. See also p. 40.

egoistic ("self-serving") entry protocol with **no-passsing zone**:⁶

```
void lock(lock_t *bolt) {
1
      unsigned self = earmark(); /* my process index */
2
3
      bolt->want[self] = true; /* I am interested */
4
      bolt->turn[0] = self; /* & like to be next */
5
      while (bolt->want[self^1] /* you are interested */
6
        8
9
  void unlock(lock_t *bolt) {
10
      unsigned self = earmark(); /* my process index */
11
      bolt->want[self] = false; /* I am uninterested */
12
13
```



⁶Example for the C version is the original document [12]. See also p. 40.

egoistic ("self-serving") entry protocol with no-passsing zone:⁶

```
void lock(lock_t *bolt) {
1
      unsigned self = earmark(); /* my process index */
2
3
      bolt->want[self] = true; /* I am interested */
4
      bolt->turn[0] = self; /* & like to be next */
5
      while (bolt->want[self^1] /* you are interested */
6
        8
9
10
  void unlock(lock_t *bolt) {
      unsigned self = earmark(); /* my process index */
11
      bolt->want[self] = false; /* I am uninterested */
12
13
```

4–7 ■ compared to the entry protocol of Dekker's algorithm, the interest in entering the critical section (I. 4) never disappears



⁶Example for the C version is the original document [12]. See also p. 40.

- refinement of Peterson's solution, but a **mutable** entry protocol:
 - as far as the commitment on the next process is concerned

```
#define __FAME_LOCK_KESSEL__
2
   void lock(lock_t *bolt) {
     unsigned self = earmark(); /* my process index */
4
5
     bolt->want[self] = true; /* I am interested */
6
     bolt->turn[self] = ((bolt->turn[self^1] + self) % 2);
     while (bolt->want[self^1] &&
8
       (bolt->turn[self] == ((bolt->turn[self^1]+self)%2)));
10
```

- 7 who's next uses feedback as to peer's view on who's turn was last
- 9 in case of lock contention, gives only a single process precedence



- refinement of Peterson's solution, but a **mutable** entry protocol:
 - as far as the commitment on the next process is concerned

```
#define __FAME_LOCK_KESSEL__

void lock(lock_t *bolt) {
 unsigned self = earmark(); /* my process index */

bolt->want[self] = true; /* I am interested */
 bolt->turn[self] = ((bolt->turn[self^1] + self) % 2);

while (bolt->want[self^1] &&
 (bolt->turn[self] == ((bolt->turn[self^1]+self)%2)));

bolt->turn[self] == ((bolt->turn[self^1]+self)%2)));
```

- essential difference is the single-writer approach:
 - that is, the entry protocol constrains processes to read-only sharing
 - each process will only write to own variables, but may read all variables



Hint (Progress)

A matter of interaction of processes by means of the entry and exit protocols, while abstracting away from potential delays caused by "external incidents" of the instruction set architecture (ISA) level.



Hint (Progress)

A matter of interaction of processes by means of the entry and exit protocols, while abstracting away from potential delays caused by "external incidents" of the instruction set architecture (ISA) level.

- in terms of the lock **callee** process: "bottom up" point of view of the level of abstraction of the entry protocol
 - the entry or exit, resp., protocol is shaped up as a **logical ELOP** (cf. p. 8)
 - depending on the solution, process delays are "accessory symptom" of:
 - Dekker \blacksquare noncritical parts of the entry protocol ($want_i = false$)
 - all the critical section ($want_i = true$)



Hint (Progress)

A matter of interaction of processes by means of the entry and exit protocols, while abstracting away from potential delays caused by "external incidents" of the instruction set architecture (ISA) level.

- in terms of the lock **caller** process: "top down" point of view of the level of abstraction of the critical section
 - the entry or exit, resp., protocol appears to be **instantaneous**⁷



⁷As if it is implemented as a **physical ELOP** (cf. p. 8).

- fundamental aspect common to all the solutions discussed before:
 - processes rely on plain—but atomic—read/write operations, only
 - there is no read-modify-write cycle w.r.t. the same shared variable
 - as a consequence, arbitration at ISA level is less overhead-prone



- fundamental aspect common to all the solutions discussed before:
 - processes rely on plain—but atomic—read/write operations, only
 - there is no read-modify-write cycle w.r.t. the same shared variable
 - as a consequence, arbitration at ISA level is less overhead-prone
 - \rightarrow solutions for N=2 are "simple", compared to N>2 (cf. p. 41 ff.)



- solutions for N > 2 processes benefit from special CPU instructions
 - atomic read-modify-write instructions such as TAS, CAS, or FAA
 - but also load/store instructions that can be interlinked such as LL/SC



solutions for N > 2 processes benefit from special CPU instructions

- not only the memory model but in particular the caching behaviour of the real processor have a big impact on the solutions
 - most of the special instructions are considered harmful for data caches
 - unept use breeds interference with all sorts of simultaneous processes
 - in case of high contention, this unwanted property is even more critical



- $lue{}$ solutions for N>2 processes benefit from special CPU instructions
- not only the memory model but in particular the caching behaviour of the real processor have a big impact on the solutions

mean to say: solutions for synchronisation making use of specialised processor instructions are not necessarily straightforward!



in its simplest form, a **binary variable** indicating the lock status:

```
#include <stdbool.h>

typedef volatile struct lock {
   bool busy;  /* initial: false */
} lock_t;
```

- true occupied critical section, processes seeking entry will block
 - blocking is implemented solely by means of the ISA level
- false unoccupied critical section, unblocked processes retries to enter



in its simplest form, a **binary variable** indicating the lock status:

```
#include <stdbool.h>

typedef volatile struct lock {
   bool busy;  /* initial: false */
} lock_t;
```

just as simple the exit protocol for a number of lock variants

```
void unlock(lock_t *bolt) {
bolt->busy = false; /* release lock */
}
```



in its simplest form, a **binary variable** indicating the lock status:

```
#include <stdbool.h>

typedef volatile struct lock {
   bool busy;  /* initial: false */
} lock_t;
```

just as simple the exit protocol for a number of lock variants

```
void unlock(lock_t *bolt) {
bolt->busy = false; /* release lock */
}
```

more distinct is variant diversity of the **entry protocol** (p. 23 ff.)...



```
void lock(lock_t *bolt) {
   bool busy;

do atomic {
   if (!(busy = bolt->busy)) /* check/try lock */
   bolt->busy = true; /* acquire lock */
} while (busy); /* if applicable, retry sequence */
}
```

checking/trying and, if applicable, then acquiring the lock need to be an **atomic action**



```
void lock(lock_t *bolt) {
   bool busy;

do atomic {
   if (!(busy = bolt->busy)) /* check/try lock */
   bolt->busy = true; /* acquire lock */
} while (busy); /* if applicable, retry sequence */
}
```

- checking/trying and, if applicable, then acquiring the lock need to be an **atomic action** because:
 - 5–6 assuming that these actions are due to **simultaneous processes**
 - 5 all these processes might find the door to the critical section open
 - 6 all of those processes who found the door open will lock the door
 - 7 all of those who locked the door will enter the critical section
 - → multiple processes may be in the critical section, simultaneously



П

```
void lock(lock_t *bolt) {
   bool busy;

do atomic {
   if (!(busy = bolt->busy)) /* check/try lock */
   bolt->busy = true; /* acquire lock */
} while (busy); /* if applicable, retry sequence */
}
```

checking/trying and, if applicable, then acquiring the lock need to be an **atomic action**

ensuring the **mutual exclusion property** requires a hardware ELOP that allows for to resemble the **atomic** construct



© wosch, thoenig

```
void lock(lock_t *bolt) {
while (!TAS(&bolt->busy)); /* loop if door closed */
}
```



```
void lock(lock_t *bolt) {
while (!TAS(&bolt->busy)); /* loop if door closed */
}
```

be aware of the conventional implementation of TAS [13, p. 10 & 35]:

```
atomic word TAS(word *ref) { word aux = *ref; *ref = 1; return aux; }
```

- the unconditional store has a deleterious effect for the cache
- as to the cache operation (write invalidate or update, resp.), the cache line holding the main memory operand causes high bus traffic
- lacksquare for N contending processes, either N-1 cache misses or update requests



```
void lock(lock_t *bolt) {
while (!TAS(&bolt->busy)); /* loop if door closed */
}
```

be aware of the conventional implementation of TAS [13, p. 10 & 35]:

```
atomic word TAS(word *ref) { word aux = *ref; *ref = 1; return aux; }
```

- further problem dimension is non-stop instruction of TAS in the loop
 - blocks other processors from using the shared bus to access memory or other devices that are attached to ~ access contention
 - thereby interfering in particular with processes that are unrelated to the spinning process, thus constraining concurrency



© wosch, thoenig

```
void lock(lock_t *bolt) {
while (!TAS(&bolt->busy)); /* loop if door closed */
}
```

be aware of the conventional implementation of TAS [13, p. 10 & 35]:

```
atomic word TAS(word *ref) { word aux = *ref; *ref = 1; return aux; }
```

further problem dimension is non-stop instruction of TAS in the loop

in non-functional terms, a solution that scales baddish...



© wosch, thoenig

```
void lock(lock_t *bolt) {
while (!CAS(&bolt->busy, false, true));
}
```



```
void lock(lock_t *bolt) {
while (!CAS(&bolt->busy, false, true));
}
```

overcomes the problem of an "unconditional store"-prone TAS

$$CAS = \begin{cases} true \rightarrow \text{store } true \text{ into } busy, & \text{if } busy = false \\ false, & \text{otherwise} \end{cases}$$

the cache protocol runs write invalidate or update, resp., conditionally



```
void lock(lock_t *bolt) {
    while (!CAS(&bolt->busy, false, true));
}
```

overcomes the problem of an "unconditional store"-prone TAS

$$CAS = \begin{cases} true \rightarrow \text{store } true \text{ into } busy, & \text{if } busy = false \\ false, & \text{otherwise} \end{cases}$$

- but the problem of access contention at the shared bus remains
 - the processor is instructed to repeatedly run atomic "read-modify-write" cycles with only very short periods of leaving the bus unlocked
 - all sorts of simultaneous processes will have to suffer for bandwidth loss



```
void lock(lock_t *bolt) {
    while (!CAS(&bolt->busy, false, true));
}
```

overcomes the problem of an "unconditional store"-prone TAS

$$CAS = \begin{cases} true \rightarrow \text{store } true \text{ into } busy, & \text{if } busy = false \\ false, & \text{otherwise} \end{cases}$$

but the problem of access contention at the shared bus remains

in non-functional terms, a solution that scales bad...



```
void lock(lock_t *bolt) {
do {
while (bolt->busy);
} while (!CAS(&bolt->busy, false, true));
}
```



```
void lock(lock_t *bolt) {
do {
    while (bolt->busy);
} while (!CAS(&bolt->busy, false, true));
}
```

- attenuates the problem of bus access contention and interference
 - 3 the actual wait loop proceeds with a full-time unlocked bus
 - unrelated simultaneous (i.e., concurrent) processes are not affected
 - 4 the lock is acquired at a time of a probably⁸ deserted critical section
 - related simultaneous (i.e., interacting) processes are affected, only



⁸Note that the spinning processes may have been passed by a process.

```
void lock(lock_t *bolt) {
1
      do {
           while (bolt->busy);
      } while (!CAS(&bolt->busy, false, true));
4
5
```

attenuates the problem of bus access contention and interference

- suffers from regular (constant) non-sequential programs or processes
 - such as single program, multiple data (SPMD, [2]), a programming model of parallel computing with tendency to **common mode** (Ger. *Gleichtakt*)
 - in such a case, "clustered" processes behave and operate almost identical and, thus, will intermittently create a storm of bus lock bursts



⁸Note that the spinning processes may have been passed by a process.

Critical Section Execution Time (CSET)

```
Risk of degeneration to spin on CAS if the CSET is too short and, thus, the cycle time of the entry/exit protocol possibly becomes shorter than the start-up time of the CPU for the next cycle within the cache (line 3): in the case of an x86, e.g., a handful (2-6) of processor instructions.

Risk of degeneration to spin on CAS if the CSET is too short and, thus, the cycle time of the entry/exit protocol possibly becomes shorter than the start-up time of the CPU for the next cycle within the cache (line 3): in the case of an x86, e.g., a handful (2-6) of processor instructions.

While (!CAS(&bolt->busy, false, true));
```

attenuates the problem of bus access contention and interference

suffers from regular (constant) non-sequential programs or processes



⁸Note that the spinning processes may have been passed by a process.

```
void lock(lock_t *bolt) {
1
      do {
           while (bolt->busy);
      } while (!CAS(&bolt->busy, false, true));
5
```

Risk of degeneration to spin on CAS if the CSET is too short and, thus, the cycle time of the entry/exit protocol possibly becomes shorter than the start-up time of the CPU for the next cycle within the cache (line 3): in the case of an x86, e.g., a handful (2-6) of processor instructions.

attenuates the problem of bus access contention and interference

suffers from regular (constant) non-sequential programs or processes

in non-functional terms, a solution that scales in a lesser extent...



⁸Note that the spinning processes may have been passed by a process.

Static or dynamic **holding time**, stepped on a per-process(or) basis, that must elapse until resumption of a formerly contentious action.



Static or dynamic **holding time**, stepped on a per-process(or) basis, that must elapse until resumption of a formerly contentious action.

- originally from telecommunications to facilitate **congestion control** (Ger. *Blockierungskontrolle*) by avoiding channel oversubscription
 - statically (ALOHA [1]) or dynamically (Ethernet [10]) assigned delays
 - practised at broadcasting/sending time or to resolve contention, resp.



Static or dynamic **holding time**, stepped on a per-process(or) basis, that must elapse until resumption of a formerly contentious action.

- originally from telecommunications to facilitate **congestion control** (Ger. *Blockierungskontrolle*) by avoiding channel oversubscription
- adopted for parallel computing systems to reduce the probability⁹ of contention in case of conflicting accesses to shared resources
 - common are dynamic approaches: exponential and proportional backoff

⁹Note that in interference-prone environments of unknown frequency, periods, and lengths of delays it is hardly feasible to prevent lock contention.



Static or dynamic **holding time**, stepped on a per-process(or) basis, that must elapse until resumption of a formerly contentious action.

- originally from telecommunications to facilitate **congestion control** (Ger. *Blockierungskontrolle*) by avoiding channel oversubscription
- adopted for parallel computing systems to reduce the probability⁹ of contention in case of conflicting accesses to shared resources

Interference with Scheduling: Priority Violation/Inversion etc.

Allocation of stepped holding times on a per-process basis rivals with planning decisions of the process scheduler.



⁹Note that in interference-prone environments of unknown frequency, periods, and lengths of delays it is hardly feasible to prevent lock contention.

Lock Type III

- for possibly lock-specific static/exponential backoff:
 - extended by a pointer to an open array of backoff values
 - typically, the array size complies with the number of processors

```
typedef volatile struct lock {
bool busy;  /* initial: false */
long (*rest)[]; /* initial: null */
lock_t;
```



Lock Type III and IV

- for lock-specific proportional backoff: ticket-based
 - not dissimilar to a wait ticket dispenser (Ger. Wartemarkenspender) for a passenger paging system (Ger. Personenaufrufanlage)

```
typedef volatile struct lock {
    long next; /* number being served next */
    long this; /* number being currently served */
} lock_t;
```



- principle is to pause execution after a collision has been detected:
 - lacktriangler attenuate lock contention amongst \underline{known} "wranglers" for the next trial

```
void lock(lock_t *bolt) {
    while (!CAS(&bolt->busy, false, true))
    backoff(bolt, 1);
}
```



principle is to **pause** execution **after** a **collision** has been detected

- combined with "spin on read" before (re-) sampling the lock flag:
 - combat lock contention for the next trial by assuming that "wranglers" could be overtaken by another simultaneous process

```
void lock(lock_t *bolt) {

do {

while (bolt->busy);

if (CAS(&bolt->busy, false, true)) break;

backoff(bolt, 1);

} while (true);

}
```



- rely on **feedback** to decrease the rate of simultaneous processes:
 - gradual doubling of the per-process holding time when allocation failed
 - increasing lock-retry timeout with "ceiling value" (most significant bit)

```
void lock(lock_t *bolt) {
   int hold = 1;

do {
   while (bolt->busy);
   if (CAS(&bolt->busy, false, true)) break;
   backoff(bolt, hold);
   if ((hold << 1) != 0) hold <<= 1;
} while (true);
}</pre>
```



rely on **feedback** to decrease the rate of simultaneous processes:

```
void lock(lock_t *bolt) {
   int hold = 1;

do {
   while (bolt->busy);
   if (CAS(&bolt->busy, false, true)) break;
   backoff(bolt, hold);
   if ((hold << 1) != 0) hold <<= 1;
} while (true);
}</pre>
```

- in non-functional terms, solutions that scale to some extent...
 - including the solutions of static backoff as shown before



Backoff Procedure

```
#include "lock.h"
#include "earmark.h"

void backoff(lock_t *bolt, int hold) {
   if (bolt->rest)
       rest((*bolt->rest)[earmark()] * hold);
}
```



Backoff Procedure

```
#include "lock.h"

#include "earmark.h"

void backoff(lock_t *bolt, int hold) {
   if (bolt->rest)
        rest((*bolt->rest)[earmark()] * hold);
}
```

busy waiting in pure form

volatile forces the compiler not to clean out the count down loop

```
8 long rest(volatile long term) {
9    while (term--); /* let the holding time pass */
10    return term;
11 }
```



Backoff Procedure

```
#include "lock.h"
#include "earmark.h"

void backoff(lock_t *bolt, int hold) {
   if (bolt->rest)
        rest((*bolt->rest)[earmark()] * hold);
}
```

busy waiting in pure form

```
8 long rest(volatile long term) {
9    while (term--); /* let the holding time pass */
10    return term;
11 }
```

- in privileged mode and if applicable a halt instruction is preferred
 in that case, the actual parameter of rest defines a hardware timeout
 - that is to say, a timer interrupt is used to force the processor out of halt



```
void lock(lock_t *bolt, long cset) {
       long self = FAA(&bolt->next, 1);
3
       if (self != bolt->this) {
4
           rest((self - bolt->this) * cset);
5
           while (self < bolt->this);
6
       }
8
9
   void unlock(lock_t *bolt) {
10
       bolt->this += 1; /* register next one's turn */
11
   }
12
```



```
void lock(lock_t *bolt, long cset) {
       long self = FAA(&bolt->next, 1);
       if (self != bolt->this) {
4
           rest((self - bolt->this) * cset);
           while (self < bolt->this);
6
       }
8
q
   void unlock(lock_t *bolt) {
10
       bolt->this += 1; /* register next one's turn */
11
   }
12
```

■ note that *self* — *this* gives the number of waiting processes that will be served first in order to run the critical section



```
void lock(lock_t *bolt, long cset) {
       long self = FAA(&bolt->next, 1);
       if (self != bolt->this) {
4
           rest((self - bolt->this) * cset);
5
           while (self < bolt->this);
6
       }
8
q
   void unlock(lock_t *bolt) {
10
       bolt->this += 1; /* register next one's turn */
11
12
```

- knowing the *critical section execution time* (CSET) would be great
 - lacksquare a choice of best-, average-, or worst-case execution time (B/A/WCET)
 - depends on the structure of critical sections as well as "background noise"



© wosch, thoenig

```
void lock(lock_t *bolt, long cset) {
        long self = FAA(&bolt->next, 1);
3
        if (self != bolt->this) {
4
              rest((self - bolt->this) * cset);
5
              while (self < bolt->this);
6
         }
                                          Interference by Ticket-Lock
8
                                          Entry policy is first-come, first-served (FCFS), which
q
                                          rarely complies with the process scheduler policy.
   void unlock(lock_t *bolt) {
10
        bolt->this += 1; /* register next one's turn */
11
   }
12
```



Outline

Preface

Fundamentals
Bifocal Perspective
Basic Attributes

Avenues of Approach Atomic Memory Read/Write Specialised Instructions

Summary

© wosch, thoenig



- conventional locking under prevention of context switches
 - hierarchic placement of lock/unlock implementations ~ ISA level
 - standby position, control mode, properties, computational burden
- algorithms of Dekker (1965), Peterson (1981), and Kessels (1982)
 - algorithms falling back on TAS, CAS, FAA, and backoff procedures
 - although simple in structure, potential deleterious cache effect
 - lock contention when processes try to acquire a lock simultaneously
 - bus lock bursts when processes run the entry protocol in common mode

Critical Section Execution Time (CSET)



- conventional locking under prevention of context switches
 - hierarchic placement of lock/unlock implementations ~ ISA level
 - standby position, control mode, properties, computational burden
 - approaches with atomic read/write or added specialised instructions
 - algorithms of Dekker (1965), Peterson (1981), and Kessels (1982)
 - algorithms falling back on TAS, CAS, FAA, and backoff procedures
 - although simple in structure, potential **deleterious cache effect**s
 - lock contention when processes try to acquire a lock simultaneously
 - bus lock bursts when processes run the entry protocol in common mode

Critical Section Execution Time (CSET)



- conventional locking under prevention of context switches
 - hierarchic placement of lock/unlock implementations ~ ISA level
 - standby position, control mode, properties, computational burden
- approaches with atomic read/write or added specialised instructions
 - algorithms of Dekker (1965), Peterson (1981), and Kessels (1982)
 - algorithms falling back on TAS, CAS, FAA, and backoff procedures
- although simple in structure, potential deleterious cache effects
 - lock contention when processes try to acquire a lock simultaneously
 - bus lock bursts when processes run the entry protocol in common mode

Critical Section Execution Time (CSET)



- conventional locking under prevention of context switches
 - \blacksquare hierarchic placement of lock/unlock implementations \leadsto ISA level
 - standby position, control mode, properties, computational burden
- approaches with atomic read/write or added specialised instructions
 - algorithms of Dekker (1965), Peterson (1981), and Kessels (1982)
 - algorithms falling back on TAS, CAS, FAA, and backoff procedures
- although simple in structure, potential deleterious cache effects
 - **lock contention** when processes try to acquire a lock simultaneously
 - bus lock bursts when processes run the entry protocol in common mode

Critical Section Execution Time (CSET)



- conventional locking under prevention of context switches
 - \blacksquare hierarchic placement of lock/unlock implementations \leadsto ISA level
 - \blacksquare standby position, control mode, properties, computational burden
- approaches with atomic read/write or added specialised instructions
 - algorithms of Dekker (1965), Peterson (1981), and Kessels (1982)
 - algorithms falling back on TAS, CAS, FAA, and backoff procedures
- although simple in structure, potential deleterious cache effects
 - lock contention when processes try to acquire a lock simultaneously
 - bus lock bursts when processes run the entry protocol in common mode

Critical Section Execution Time (CSET)



Reference List I

- ABRAMSON, N.:
 The ALOHA System: Another Alternative for Computer Communication.
 In: Proceedings of the Fall Joint Computer Conference (AFIPS '70).

 New York, NY, USA: ACM, 1970, S. 281–285
- [2] DAREMA-ROGERS, F.; GEORGE, D. A.; NORTON, V. A.; PFISTER, G. F.: A VM Parallel Environment / IBM. 1985 (RC 11225). – IBM Research Report
- [3] DENNIS, J. B.; VAN HORN, E. C.: Programming Semantics for Multiprogrammed Computations.
 In: Communications of the ACM 9 (1966), März, Nr. 3, S. 143–155
- [4] DIJKSTRA, E. W.:

 Cooperating Sequential Processes / Technische Universiteit Eindhoven.

 Eindhoven, The Netherlands, 1965 (EWD-123). –

 Forschungsbericht. –

 (Reprinted in *Great Papers in Computer Science*, P. Laplante, ed., IEEE Press, New York, NY, 1996)



Reference List II

- [5] Dijkstra, E. W.:
 - Go To Statement Considered Harmful.

In: Communications of the ACM 11 (1968), März, Nr. 3, S. 147–148. – Letters to the Editor

- [6] Hofri, M.:
 - Proof of a Mutual Exclusion Algorithm—A Classic Example.
 In: ACM SIGOPS Operating Systems Review 24 (1990), Jan., Nr. 1, S. 18–22
- [7] INTEL CORPORATION (Hrsg.): i860™ Mircroprocessor Family Programmer's Reference Manual. Santa Clara, CA, USA: Intel Corporation, 1991
- [8] KESSELS, J. L. W.: Arbitration Without Common Modifiable Variables.
 In: Acta Informatica 17 (1982), Nr. 2, S. 135–141
- LAMPORT, L.:

 A New Solution of Dijkstra's Concurrent Programming Problem.
 In: Communications of the ACM 17 (1974), Aug., Nr. 8, S. 453–455



Reference List III

[10] METCALFE, R. M.; BOOGS, D. R.: Ethernet: Distributed Packet Switching for Local Computer Networks. In: Communications of the ACM 19 (1976), Jul., Nr. 5, S. 395–404

[11] PARNAS, D. L.: Some Hypothesis About the "Uses" Hierarchy for Operating Systems / TH Darmstadt, Fachbereich Informatik. 1976 (BSI 76/1). –

Forschungsbericht

[12] PETERSON, G. L.:
Myths About the Mutual Exclusion Problem.

In: Information Processing Letters 12 (1981), Jun., Nr. 3, S. 115–116

[13] Schröder-Preikschat, W.:

Elementary Operations.

In: LEHRSTUHL INFORMATIK 4 (Hrsg.): Concurrent Systems. FAU Erlangen-Nürnberg, 2014 (Lecture Slides), Kapitel 5



```
void lock(lock_t *bolt) {
       unsigned self = earmark();
2
       A: bolt->want[self] = true;
4
       L: if (bolt->want[self^1]) {
5
           if (bolt->turn[0] == self) goto L;
6
           bolt->want[self] = false:
           B: if (bolt->turn[0] == (self^1)) goto B;
8
           goto A;
9
10
   }
11
```

- note that **overtaking** of *self* by *peer* is volitional "feature" [4, p. 13] and not owed to goto-less or structured, resp., programming¹⁰
 - 9 assuming that *self* gets delayed for undefined length
 - 5 then *peer* could find *CS* unoccupied and overtakes *self*
 - unlock remains unchanged (as to statements I. 13–18 of p. 17)

¹⁰Disregarding the original reference, EWD is also renowned for a pamphlet that argues for abolishment of goto from high-level programming languages [5].



- let *self* be the current process, *peer* be the counterpart, and *bolt* be the lock variable used to protect some critical section *CS*
- **a** first glance at the entry protocol reveals:
 - 4 self shows interest in entering CS, maybe simultaneously to peer's intend to enter the same CS as well
 - 5–9 if applicable, *self* hence waits on *peer* to yield *CS* and appoint *self* being candidate to run *CS* next
- upon a closer look, the entry protocol takes care of the following:
 - 5–6 as the case my be, *self* contends with *peer* for entrance but retries if it should be *self*'s turn to enter
 - 7–8 in that case, while preventing potential deadlock¹¹ of the processes, self waits on peer for being appointed to enter *CS*
 - 9 reconsider entering of the critical section. . .



¹¹Imagine, line 7 would have been considered redundant and, thus, omitted.

Peterson's Solution for N = 2: Transformation

the construct of the busy wait loop in the entry protocol originally described in [12] is to be read as follows:

```
\begin{tabular}{lll} \it wait until condition &=& \it repeat nothing until condition \\ &=& \it do nothing while \neg condition \\ &=& \it do nothing while \neg condition \\ &=& \it while (\neg condition); \\ &=
```

this results in a code structure of the entry protocol that is different from the many examples as can be found in the Web



```
void lock(lock_t *lock) {
1
       unsigned rank, next, self = earmark();
2
3
       for (rank = 0; rank < NPROC - 1; rank++) {
4
            lock->want[self] = rank;
            lock->turn[rank] = self;
6
7
            for (next = 0; next < NPROC; next++)</pre>
8
                if (next != self)
9
                     while ((lock->want[next] >= rank)
10
                        && (lock->turn[rank] == self));
11
       }
12
13
14
                                       Memory Barriers/Fences
   void unlock(lock_t *lock) {
15
       unsigned self = earmark();
16
                                       Beware of dynamic ordering
17
                                       of read/write operations.
       lock -> want[self] = -1:
18
```

Hint

Every process must have proved oneself for n-1 ranks to be eligible for entering the critical section.

- basic idea is to apply the two-process solution at each rank repeatedly
 - at least one process is eliminated, stepwise, until only one remains
- let want[p] be the rank of process p, let turn[r] be the process that entered rank r last, and let CS be a critical section:
 - 5-6 in attempting to enter CS, indicate interest to reach the next rank
 - 8−9 for it, check all other processes for their particular rank and
 - 10−11 busy wait if there are still higher ranked processes and the current process is still designed to be promoted
- often also labelled as filter or tournament algorithm:
 - deters one out of N simultaneous processes from entering CS
 - lacktriangleright repeated for N-1 times, only one process will be granted access finally



```
#include <stdbool.h>
2
   typedef volatile struct lock {
3
       bool want[NPROC]; /* initial: all false */
4
       long turn[NPROC]; /* initial: all 0 */
   } lock t;
   entry protocol patterns a "take a number" system: a.k.a. ticket lock
7
   inline void ticketing(lock_t *bolt, unsigned slot) {
       unsigned next, high = 0;
8
       bolt->want[slot] = true; /* enter choosing */
10
       for (next = 0; next < NPROC; next++)</pre>
11
           if (bolt->turn[next] > high)
12
               high = bolt->turn[next];
13
       bolt->turn[slot] = high + 1; /* state number */
14
       bolt->want[slot] = false; /* leave choosing */
15
   }
16
```

```
void lock(lock_t *bolt) {
1
       unsigned next, self = earmark();
2
3
                                          /* take a number */
       ticketing(bolt, self);
4
5
       for (next = 0; next < NPROC; next++) {</pre>
6
            while (bolt->want[next]); /* next chooses.. */
7
            while ((bolt->turn[next] != 0)
8
               &&
                   ((bolt->turn[next] < bolt->turn[self])
                   || ((bolt->turn[next] == bolt->turn[self])
10
                        && (next < self)))); /* next first */
11
       }
12
13
14
                                      Memory Barriers/Fences
   void unlock(lock_t *bolt) {
15
       unsigned self = earmark();
16
                                      Beware of dynamic ordering
17
                                      of read/write operations.
       bolt->turn[self] = 0:
18
```

number of "busy wait" loop actions with bus locked and unlocked:

```
_lock:
                                 _lock:
2
    movl
           4(%esp), %eax
                              10
                                   movl
                                             4(%esp), %ecx
  LBB0_1:
                              11
                                   movb
                                             $1, %dl
    movb $1, %cl
                                 LBBO_1:
                              12
    xchgb %cl, (%eax)
                                   xorl
                                             %eax, %eax
                              13
    testb $1, %cl
                              14 lock
           LBBO_1
                              cmpxchgb %dl, (%ecx)
7
    jе
                              16
    ret
                                  testb
                                             %al, %al
8
                                   jne
                                             LBBO 1
                              17
                                   ret
                              18
1:3
                               1:3
■ line (5) v. lines (4, 6, 7)
                               ■ lines (14, 15) v. lines (13, 16, 17)
```

- in case of x86, there is no difference as to the number of actions
 - but there is still the difference as to the frequency of cache interference
- the ratio depends on the code generator (compiler) and the CPU

